Presentation is loading. Please wait.

Presentation is loading. Please wait.

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Similar presentations


Presentation on theme: "Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS."— Presentation transcript:

1 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS

2 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Why worry about power? -- Heat Dissipation DEC source : arpa-esto microprocessor power dissipation

3 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Evolution in Power Dissipation

4 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Why worry about power — Portability

5 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Where Does Power Go in CMOS?

6 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Dynamic Power Consumption

7 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Dynamic Power Consumption - Revisited

8 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Power Consumption is Data Dependent

9 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transition Probabilities for Basic Gates

10 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transition Probability of 2-input NOR Gate

11 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Problem: Reconvergent Fanout

12 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design How about Dynamic Circuits?

13 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design 4-input NAND Gate

14 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transition Probabilities for Dynamic Gates

15 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Glitching in Static CMOS

16 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Example 1: Chain of NOR Gates

17 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Example 2: Adder Circuit

18 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design How to Cope with Glitching?

19 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Short Circuit Currents

20 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Impact of rise/fall times on short-circuit currents

21 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Short-circuit energy as a function of slope ratio

22 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Static Power Consumption

23 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Leakage

24 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Sub-Threshold in MOS

25 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Power Analysis in SPICE

26 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Design for Worst Case

27 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Reducing V dd

28 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Lower V dd Increases Delay

29 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Lowering the Threshold

30 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transistor Sizing for Power Minimization

31 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transistor Sizing for Fixed Throughput

32 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Reducing Effective Capacitance

33 Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Summary


Download ppt "Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS."

Similar presentations


Ads by Google