Download presentation

Presentation is loading. Please wait.

Published byRayna Buttrick Modified over 4 years ago

1
– 1 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Integration ADC

2
Single-Slope Integration ADC – 2 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Sampled-and-held input (V i ) Counter keeps counting until comparator output toggles Simple, inherently monotonic, but very slow (2 N *T clk /sample)

3
Single-Slope Integration ADC – 3 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 INL depends on the linearity of the ramp signal Precision capacitor (C), current source (I), and clock (T clk ) required Comparator must handle wide input range of [0, V FS ]

4
Dual-Slope Integration ADC – 4 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 RC integrator replaces the I-C integrator Input and reference voltages undergo the same signal path Comparator only detects zero crossing

5
Dual-Slope Integration ADC – 5 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Exact values of R, C, and T clk are not required Comparator offset doesn’t matter (what about its delay?) Op-amp offset introduces gain error and offset (why?) Op-amp nonlinearity introduces INL error

6
Op-Amp Offset – 6 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 V i = 0V i = V R N 2 ≠ 0 → OffsetLonger integration time!

7
Subranging Dual-Slope ADC – 7 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 MSB discharging stops at the immediate next integer count past V t Much faster conversion speed compared to dual-slope Two current sources (matched) and two comparators required

8
Subranging Dual-Slope ADC – 8 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Precise V t is not required if carry is propagated Matching between the current sources is critical → if I 1 = I, I 2 = (1+δ)·I/256, then |δ| ≤ 0.5/256 It’d be nice if CMP 1 can be eliminated → ZX detector!

9
Subranging Dual-Slope ADC – 9 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 CMP 1 response time is not critical Delay from CNT 1 to MSB current shut-off is not critical → constant delay results in an offset (why?) CMP 2 response time is critical, but relaxed due to subranging

10
Subranging Multi-Slope ADC – 10 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Ref: J.-G. Chern and A. A. Abidi, “An 11 bit, 50 kSample/s CMOS A/D converter cell using a multislope integration technique,” in Proceedings of IEEE Custom Integrated Circuits Conference, 1989, pp. 6.2/1-6.2/4.

11
Subranging Multi-Slope ADC – 11 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Single comparator detects zero-crossing Comparator response time greatly relaxed Matching between the current sources still critical

12
Subranging Multi-Slope ADC – 12 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Comparator response time is not critical except the last one Delays from CNTs to current sources shut-off are not critical → constant delays only result in offsets Last comparator response time is critical, but relaxed due to multi- step subranging

Similar presentations

OK

Analogue to Digital Conversion © D Hoult 2011. analogue signal © D Hoult 2011.

Analogue to Digital Conversion © D Hoult 2011. analogue signal © D Hoult 2011.

© 2018 SlidePlayer.com Inc.

All rights reserved.

To make this website work, we log user data and share it with processors. To use this website, you must agree to our Privacy Policy, including cookie policy.

Ads by Google