We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byMikaela Godbold
Modified over 2 years ago
© 2014 Synopsys. All rights reserved.1 Wheres my glass slipper? TAU 2014 Nanda Gopal Director R&D, Characterization
© 2014 Synopsys. All rights The Center of the Design Universe Characterization Characterization Simulation TCAD Circuit Design IT modeling optimization correlation resource overload convergence correlation Extraction correlation
© 2014 Synopsys. All rights reserved.3 Challenges FINFETs Parasitics Circuit design Technology Complex cells Macros Memories Cell Complexity Noise Statistical IO Model Complexity Low power Leakage Power #Cells #Corners Resources Scalability Performance Validation Tools/flows IP issues Qualification
© 2014 Synopsys. All rights reserved.4 The Characterization Engineer Circuit Theory Algorithms Databases Distributed Computing Programming Interface Design Circuit Simulation Digital Design Static Timing Analysis Power Analysis
© 2014 Synopsys. All rights reserved.5 Collaboration is a Must
© 2014 Synopsys. All rights reserved.6 Characterization is your Cinderalla! Characterization is critical at advanced nodes today: –It is at the confluence of analog and digital –It provides the base for implementation –It enables new technologies and models –It is the glue across tools and flows –It has to be the first thought of tool developers and users alike Neglect characterization at your own peril!
© 2014 Synopsys. All rights reserved.7 Thank You
© 2015 Synopsys, Inc. All rights reserved.1 Timing Analysis in a Mixed Signal World TAU Workshop Panel Session Jim Sproch March 12, 2015.
Fast & Furious: Taming the Challenges of Advanced-Node Design Anirudh Devgan, Senior Vice President, Digital & Signoff Group.
Hitendra Divecha Sr. Product Marketing Manager SSV Summit November 21 st, 2013 QRC Extraction.
IC Interconnect Modeling Dr. Paul Van Halen PROBLEM Resistive, capacitive and inductive effects in circuit interconnect.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s: Computer Hardware 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s Computer Hardware Department of.
PERFECT Empower Project: Prototype Software Releases PI: Massoud Pedram Co-PIs: Murali Annavaram and Kaushik Roy (Purdue) July 17, 2014.
MUX-2010 DISCUSSION : W HAT DO WE NEED NEXT IN HEP.
Mixed Signal STA Ben Farhat – Cadence Design Systems Tau conference – March/2015.
SSV Summit November 2013 Cadence Tempus™ Timing Signoff Solution.
High Risk 1. Ensure productive use of GRID computing through participation of biologists to shape the development of the GRID. 2. Develop user-friendly.
Cellular Phones as Embedded Systems by Niam Amarnani.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
11 Workshop on Information Technology March Shanghaï CONFIDENTIAL Architectures & Digital IC design.
EE 241 Class Project Substrate Noise Current Injected by Digital IP Cores Stefano Zanella Mentor: Luca Carloni.
ASIC Building Blocks for Tracker Upgrade A. Marchioro / CERN-PH-ESE October, 2009.
Workshop - November Toulouse Astrium Use Case.
Assignment II Integrated Circuits Design Ping-Hsiu Lee Reagan High School, Houston I. S. D. Deborah Barnett Tidehaven High School, Tidehaven I. S. D. Faculty.
1 Broadcom Proprietary and Confidential. © 2015 Broadcom Corporation. All rights reserved. MS TIMING CHALLENGES Jacob Rael and Gaurav Mehta.
Supply Voltage Biasing in Synopsys Andy Whetzel University of Virginia 1.
Research in IC Packaging Electrical and Physical Perspectives Chung-Kuan Cheng CSE Department UC San Diego La Jolla, CA
WAN Technologies. 2 Large Spans and Wide Area Networks Consider a company that uses a satellite bridge to connect LANs at two sites (one PC and one printer.
Tackling I/O Issues 1 David Race 16 March 2010.
RD53 1. Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
REALITY STATISTICAL CHARACTERIZATION OF A HIGH-K METAL GATE 32NM ARM926 CORE UNDER PROCESS VARIABILITY IMPACT Paul Zuber Petr Dobrovolny Miguel Miranda.
Impromptu Data Extraction and Analysis Data Mining and Analytics Framework for VLSI Designs Sandeep P
© 2012 Cisco and/or its affiliates. All rights reserved. Cisco Confidential 1.
All rights reserved © 2001, Alcatel, Paris. ITG-Fachgruppe „IP und Mobility“ Kamp-Lintfort, 20 June 2001 Multistandard Radio Access Network for Wireless.
1. Process Gather Input – Today Form Coherent Consensus – Next two months.
Slide 1 Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed- Signal Circuits by Reusing Early-Stage Data Fa Wang*, Wangyang Zhang*,
High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
Taking the Complexity out of Cluster Computing Vendor Update HPC User Forum Arend Dittmer Director Product Management HPC April,
Research in Computer Graphics, Visualization and Human- Computer Interaction CSc 8900/9900 Ying Zhu Associate Professor Department of Computer Science.
Optimization for Leakage Power Reduction using Multi-Threshold Voltages for High Performance Microprocessors Jeegar Shah, Marius Evers, Jeff Trull, Alper.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
CODES: component degradation simulation tool ESA Project 22381/09/NL/PA.
University of Catania Computer Engineering Department 1 Educational tools for complex topics: a case study for Network Based Control Systems Prof. Orazio.
Introduction to Computer and Programming CS-101 Lecture 6 By : Lecturer : Omer Salih Dawood Department of Computer Science College of Arts and Science.
03/30/031 ECE Digital System Design & Synthesis Lecture Design Partitioning for Synthesis Strategies Partition for design reuse Keep related.
Software-defined Networking Capabilities, Needs in GENI for VMLab (http://vmlab.oar.net) Prasad Calyam; Sudharsan Rajagopalan;
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.
Parallel and Distributed Simulation Introduction and Motivation.
The Performance Evaluation Research Center (PERC) Participating Institutions: Argonne Natl. Lab.Univ. of California, San Diego Lawrence Berkeley Natl.
© 2013 TM Forum | 1 V Catalysts and Innovation Projects Rapid Technology Innovation Projects The Hub at Management World 2013.
© 2015 Pittsburgh Supercomputing Center Opening the Black Box Using Web10G to Uncover the Hidden Side of TCP CC PI Meeting Austin, TX September 29, 2015.
Chalmers University of Technology FlexSoC Seminar Series – Page 1 Power Estimation FlexSoc Seminar Series – Daniel Eckerbert
Design and Planning Tools John Grosh Lawrence Livermore National Laboratory April 2016.
© 2017 SlidePlayer.com Inc. All rights reserved.