Design Implementation Implementation Choices (Processes) ETEG 431 SG Full Custom: Run all processes Logical, Physical, Diffusion, Metal Gate Array (Sea of Gates): Change Metal Layer Logical, Simple Physical, Metal Standard Cell: Change all Layers Logical, Simple Physical, Diffusion, Metal PLD (FPGA) : Program Logical, Simple Physical
Design Implementation Implementation Choices (Time to Market) ETEG 431 SG 1. FPGA 2. Gate Array 3. Standard Cell 4. Full Custom
Design Implementation Implementation Choices (Cost) ETEG 431 SG Development cost (lowest to highest) FPGA Gate Array Standard Cell Full Custom Device cost (lowest to highest) Full Custom Standard Cell Gate Array FPGA
Your consent to our cookies if you continue to use this website.