Download presentation

1
**Digital CMOS Logic Circuits**

CMOS digital circuits: small size ease of fabrication low power dissipation CMOS Inverter sedr42021_1004.jpg Figure (a) The CMOS inverter and (b) its representation as a pair of switches operated in a complementary fashion.

2
**Dynamic Operation of CMOS Inverter**

sedr42021_1006.jpg Figure Circuit for analyzing the propagation delay of the inverter formed by Q1 and Q2, which is driving an identical inverter formed by Q3 and Q4.

3
sedr42021_1007a.jpg Figure Equivalent circuits for determining the propagation delays (a) tPHL and (b) tPLH of the inverter.

4
**Basic Structure of CMOS Logic Gate Circuits**

alternative circuit symbols sedr42021_1008.jpg Figure Representation of a three-input CMOS logic gate. The PUN comprises PMOS transistors, and the PDN comprises NMOS transistors.

5
CMOS NOR Gate sedr42021_1012.jpg Figure A two-input CMOS NOR gate.

6
**CMOS NAND Gate sedr42021_1013.jpg**

Figure A two-input CMOS NAND gate.

7
sedr42021_1014.jpg Figure CMOS realization of a complex gate.

8
**CMOS XOR Gate sedr42021_1015a.jpg**

Figure Realization of the exclusive-OR (XOR) function: (a) The PUN synthesized directly from the expression in Eq. (10.25). (b) The complete XOR realization utilizing the PUN in (a) and a PDN that is synthesized directly from the expression in Eq. (10.26). Note that two inverters (not shown) are needed to generate the complemented variables. Also note that in this XOR realization, the PDN and the PUN are not dual networks; however, a realization based on dual networks is possible (see Problem 10.27).

9
**Transistor Sizing sedr42021_1016.jpg**

Figure Proper transistor sizing for a four-input NOR gate. Note that n and p denote the (W/L) ratios of QN and QP, respectively, of the basic inverter.

10
sedr42021_1017.jpg Figure Proper transistor sizing for a four-input NAND gate. Note that n and p denote the (W/L) ratios of QN and QP, respectively, of the basic inverter.

Similar presentations

OK

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

© 2018 SlidePlayer.com Inc.

All rights reserved.

To ensure the functioning of the site, we use **cookies**. We share information about your activities on the site with our partners and Google partners: social networks and companies engaged in advertising and web analytics. For more information, see the Privacy Policy and Google Privacy & Terms.
Your consent to our cookies if you continue to use this website.

Ads by Google

Ppt on magic tee Ppt on bodybuilding products Ppt on world war ii Ppt on mapping space around us Ppt on forward rate agreement definition Ppt on english grammar in hindi Download ppt on structure of eye Ppt on overview of financial services in india Ppt on l&t construction Ppt on central limit theorem formula