Presentation is loading. Please wait.

Presentation is loading. Please wait.

WINLAB Ivan Seskar Rutgers, The State University of New Jersey Contact: Ivan Seskar, Associate Director seskar (at) winlab (dot)

Similar presentations

Presentation on theme: "WINLAB Ivan Seskar Rutgers, The State University of New Jersey Contact: Ivan Seskar, Associate Director seskar (at) winlab (dot)"— Presentation transcript:

1 WINLAB Ivan Seskar Rutgers, The State University of New Jersey Contact: Ivan Seskar, Associate Director seskar (at) winlab (dot) rutgers (dot) edu Cognitive Radio Kit Framework : Experimental Platform for Dynamic Spectrum Research

2 WINLAB Cognitive Radio (CR) platforms MIT Airblue USRP2 USRP RICE WARP Platform U. Of Colorado Research community already has a variety of platforms for CR research Microsoft Sora

3 WINLAB Cognitive Radio platform issues Problems with existing (experimental) platforms: do we wait for Moores law to catch up or we need new hardware architectures for CR? Analog issues: range (frequency, power), agility, cost, scalability, future proofing Digital issues: scalability, power consumption, performance vs. flexibility, cost, future proofing Ease of use issues: how do we program/control these platforms? Large scale experiments in realistic environments Nation-wide (experimental) cognitive radio spectrum allocation Multiple testbeds with different objectives GENI advanced technology demonstrator of cognitive radio networks Address New Application Needs Spectrum sensing, vehicular networking

4 WINLAB Spiral II GENI project: CR kit Wide-tuning Digital Radio (WDR) block diagram Range of baseband FPGA platforms 4 (2) configurable radio modules for phased or smart antenna applications with Phase I: Each module allows two 25 MHz bands from 300 to 6000 MHz Phase II: Each module allows two different 300 MHz bands from 100 to 7500 MHz Each module supports independent full duplex operation. 1 usec RF frequency switching time Switched antenna diversity for both TX and RX channels.n

5 WINLAB Why CRKIT Framework ? Focus on APP Development NOT complete Radio Abstract lower level design complexities from Users INNOVATION CYCLE Live system runs Focus on Creativity, not Engineering Complexity : Split Baseband in two domain spaces : Dynamic – Swappable Communication APPs (creative problem) Static - Open-sourced System-on-Chip (complex engineering problem) CRKIT = make real-time and wide-tuning radio a viable solution for large scale experiments. Build Radio : Non trivial effort Substantial barrier to entry Many engineering man-hours needed Requires cross-disciplinary expertise WDR from Radio Technology Solutions FSoC Features Access to lower level resources thru APIs VITA radio transport protocol for radio control Networking capable node Support up to four dynamic APPs Library of Open-sourced Communication APPs Static Framework utilization level < 15% for V5SX95, even less for newer technologies, for ex. Virtex7. Transparent to underlying FPGA technology. Can be ported to future HW platforms and newer FPGA technologies.

6 WINLAB CRKIT Framework Overview Baseband Processor : FPGA-based off-the-shelf board Multitude of high-speed IOs : GigE, USB, PCIe Control up to 4 full-duplex wideband radios FPGA-based System-on-Chip (FSoC) implementation Wide-tuning Radio (WDR) Module : Wide-tuning range : 100MHz to 7.5GHz 36MHz bandwidth 50Msps 12-bit ADC, 200Msps 12-bit DAC 1us switch between frequencies CRKIT HW Platform SW Platform ORBIT Integration Wide-tuning Radio Flexible Baseband PHY Layer Exp. Exp. Scalability EmbeddedHOST FPGA- SoC Comm. APPs Radio APIs OMF

7 WINLAB FPGA SoC Overview FPGA SoC components : 1. Ethernet Port (static) Gigabit Ethernet rate frame synchronization frame generation/formatting 2. Packet Processor (static) packet classification/forwarding Control packets -> Processor Core Data packets -> APP Memory management for APP data IP/VITA packet generation/formatting 3. Application (dynamic) User specific designs e.g. simple QPSK/QAM, OFDM, FHSS, DSSS… Support up to 4 APPs simultaneously Swappable APPs, can either reside in RAM or downloadable through Ethernet port. 4. RF Port (static) interfacing to DA/AD 5. RMAP Processor (static) Sub-system interfacing and control Address decoding RF SPI Control 6. Processor Core (static) 32-bit Softcore processor bus interconnect interfacing to 32MB DRAM interfacing to 16MB FLASH Three distinct data flows through system: 1) APP/Processor Core to outbound ethernet port 2) Inbound ethernet port to APP 3) Inbound ethernet port to Processor Core

8 WINLAB CRKIT Transport Layers Framework domain (static) APP domain (dynamic) ETH Layer – Ethernet Physical layer only, no MAC. Only Ethernet frames with Broadcast MAC or matching destination MAC addresses are forwarded to IP layer. IP Layer (Fast Path) – Hardware based implementation Only a subset of IP and UDP functions. Fast track is reserved for APP data related traffic Data IP packets are routed to the fast track based on specific UDP port number. IP Layer (Slow Path) – Software based implementation Support TCP as this is done in SW e.g. processor core. Slow track is reserved mostly for control related traffic : CRKit hardware configuration (register map access) and RF control. Any IP packets with UDP port number not matching the fast track UDP port number will be routed to the slow track. Note : for Address Resolution Protocol (ARP) the IP layer is bypassed, we parse the packets based on Ethernet frame Ethertype field. VRT Layer – VITA Radio Transport layer, only a subset of VITA standard is supported. VRT layer is optional, bypass this layer if not used. VRT useful to mux multiple radio streams to a single pipe, and demux at the other end. Standardized radio packet types: 1) Data for signal data transmission, could be digitized I/Q samples. 2) Context for control information such as set frequency, power level, bandwidth and so forth. Framework Domain : User Specific Layer - since we are in the APP domain, users have their freedom to add any new layers they may wish. Wireless PHY – again user specific implementation. Application Domain :

9 WINLAB Inbound Data Flow PCORE CMD FORMAT If (V==1) then VITA context packet Else non-VITA packet use ethertype field for further parsing Endif; Forward ethernet payload if : incoming MAC = dMAC incoming MAC = Broadcast Append Ethertype field (16-bit) to ethernet payload if (ethertype == IPv4 & Incoming IP == dIP & UDP = ) then forward UDP payload to VITA Receiver else forward packet to PCORE Ethertype = 0x IPv4 0x ARP Use CMD_CNT as ACK to MEM_CTL to indicate completion of PCORE data removal from MEM. PortID Lookup Table

10 WINLAB Inbound Register Map Registers visible to PCORE For UDP Port 1000 Traffic (VITA) StreamID lookup (direct-mapped) APP Identifier For non-VITA traffic UDP 1001 => P0 UDP 1002 => P1 UDP 1003 => P2 UDP 1004 => P3

11 WINLAB Outbound Data Flow VRT Receiver Lookup using PortID if V-Flag then Enable VITA formatting If IP-Flag then IP packet processing.

12 WINLAB Outbound Packet Processor RMAP Lookup using PID Data/Contex t VITA header VITA enable flag StreamID Lookup TableMAC/IP Lookup Table IP header Lookup using PID IP enable flag

13 WINLAB CRKIT Register Address Map Upper 4 MSBs : 0x0-0x1 : PCORE 0x2 : CRKIT Others : Unused 0x0 : CMN 0x1 : ETH 0x2 : PKT 0x4-0xB : APP 0xC : DAC IF 0xD : ADC IF INT SPI, LED DCM/CLOCK CE

14 WINLAB CRKIT Programming Model Network HOST CRKIT Application development CRKIT development Comm. APP Embedded SW GUIAlgorithm System Debugging System Test HW Configuration IP Networking Mathworks Simulink CRDSA Host CMD Parsing VHDL/ Verilog DHCP/ARP ETH/VITA Lookup Tables/ RF Java, C#CC

15 WINLAB APP Development Flow MATLAB Simulink Flow CRKIT Flow APP Specification Design dynamic APP APP Validation Compile APP Link APP to Framework Compile Framework Generate FPGA bit file Download to Hardware PCORE boots Execute CRKIT Embedded SW Xilinx ISE Flow CRKIT Embedded SW HW Config. Networking Host CMD Parsing 1.Get IP address using DHCP 2.Discover HOST 3.Configure CRKIT hardware 4.Parse HOST commands Lookup Table Configuration RF Control dynamic Config. (ETH/VITA) initial config.

16 WINLAB Innovation Cycle Algorithms/ Models Live Experiments Build Radio idea Feedback Creative Processes Engineering Processes

17 WINLAB APP Simulink Environment APP PCORE DRIVER BMU DRV BMU MON RF LPBK CMD.txt file ETH.txt files data Register Read/Write IO Validation Data Verification Channel Model Send X data packets I/Q

18 WINLAB APP Simulink Testbench

19 WINLAB Rendezvous APPs

20 WINLAB QPSK Transmitter

21 WINLAB QPSK Receiver

22 WINLAB Rendezvous APP – FPGA Utilization


24 WINLAB Conclusion CRKIT = Advanced Radio System enabling experimental research in CR and DSA techniques Powerful combination of Wideband Radio and Flexible Baseband Processing FSoC Static and Dynamic domain spaces APP development for Creativity and Productivity => MATLAB/Simulink Framework development for Engineering Complexity => Traditional Hardware design flow ORBIT Integration => User Friendliness Experience + Experimentation Scalability

25 WINLAB Future Work Extend APP library : OFDM-based waveform APP Upgrade Static framework to support live loadable APPs from Network : 1.Clock Management 2.Run-time Reconfiguration Port Linux to PCORE Integrate CRKIT fully into ORBIT Management Framework (OMF) Extreme Digital Radio (XDR) : 800MHz Bandwidth Upgrade baseband processor board to newer and higher performance FPGA technologies

Download ppt "WINLAB Ivan Seskar Rutgers, The State University of New Jersey Contact: Ivan Seskar, Associate Director seskar (at) winlab (dot)"

Similar presentations

Ads by Google