Presentation is loading. Please wait.

Presentation is loading. Please wait.

– 1 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Active Filters.

Similar presentations


Presentation on theme: "– 1 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Active Filters."— Presentation transcript:

1 – 1 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Active Filters

2 Introduction – 2 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Filtering: most common linear time-invariant (LTI) signal processing function – selecting the signal bandwidth of interest (in reality neither linear nor time-invariant)… Categories: continuous time (CT), discrete time (DT) analog filter, digital filter (will focus on CT analog filters for this course) Frequency domain: low-pass (LP), high-pass (HP), band-pass (BP)… Time domain: impulse response, FIR, IIR…

3 Simple RC Filter – 3 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Continuous-time, 1 st -order, one real pole, low-pass

4 Simple RC Filter – 4 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Frequency responseImpulse response

5 General Filter Specs – 5 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 More realistic: Magnitude response ω p, ω s, α p, and α s Phase response Ideal LPF: Non-causal Infinite complexity

6 Example: 2 nd -order VTF – 6 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Continuous-time Where are the poles? (complex conjugate poles for maximum flatness) Low-pass, high-pass, or band-pass?

7 Passive RLC Filter – 7 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 No active component (low power) Inductors are bulky and expensive to realize in ICs Values of R, L, and C will not track each other

8 Active OP-RC Filter – 8 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Its active Inductor-less Area efficient Values of Rs and Cs and their time co.s wont track each other – may lead to RC time constant variations of as high as 20% RC time constant enters the VTF in product form – can be tuned for accuracy Assuming ideal op amps,

9 Continuous-Time Integrator – 9 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Assuming ideal op amp,

10 – 10 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Cascade Filter Design Biquads

11 Cascade Filter Design – 11 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 For a real-coefficient H(s): 2 nd -order1 st -order Biquad: The leading minus sign in H bq (s) is only for convenience

12 Special Cases of Biquad – 12 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

13 Q Factor of Poles – 13 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

14 Signal Flow Graph (SFG) for Biquad – 14 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Note: the partition of the biquadratic VTF is not unique

15 OP-RC Implementation – 15 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

16 Alternative SFG for Biquad – 16 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Recast H bq (s):

17 Alternative OP-R-C Prototype – 17 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

18 Cascade Filter Design – 18 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 For a real-coefficient H(s): 2 nd -order1 st -order Order of cascade determines the signal dynamic range Optimized using engineering rule of thumb or thru simulation

19 Biquad Cascade Filter Design – 19 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Most flexible arrangement of cascade filter design Allow independent, non-interacting control of (ω 0, Q) for pole pairs Easy design Components need to be scaled for maximum DR and minimum component spread Pass-band sensitivity to capacitance variation is finite Ladder filter can achieve zero sensitivity

20 – 20 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Scaling of Active Filter

21 Typical Active Multi-Stage Filters – 21 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Initial component values may not be optimal...

22 Freq. Response of Internal Nodes – 22 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Internal signal swings need to be large to max SNR But not too large such that op amps saturate (producing distortion)

23 DR Scaling of i th Integrator (V i ) – 23 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 First find out the peak value of V i (ω), mostly done with simulation Then find out the ratio k i = V i,peak /V o,max Multiply all capacitors connecting at V i by k i : F i F i *k i, S ij S ij *k i, … Divide all resistors connecting at V i by k i : F i F i *k i, S ij S ij *k i, … Repeat for all internal nodes…

24 After DR Scaling – 24 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Max internal signal swings all line up to V o,max

25 Scaling for Min. Component Spread – 25 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Find out the smallest cap/res connected to X i – the summing node of A i determine the optimum scaling factor m i to minimize spread Multiply all capacitors connected to X i by m i : F i F i *m i, S ji S ji *m i, … Divide all resistors connected to X i by m i : F i F i *m i, S ji S ji *m i, … Repeat for all integrators…

26 Scaling of Active Filter – 26 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 DR and min spread scaling do not take op-amp loading into account – lots of work if individual op amps are sized to meet the settling time constraint Upon the completion of scaling, simulation needs to be performed on the resulting filter to find out the overall SNR If SNR is lower than the spec, capacitors and op amps need to be scaled up and resistors scaled down to meet the SNR spec (think about how integrated output noise behaves)

27 – 27 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Ladder Filter Design

28 Motivation – 28 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Cascade filter design –Sensitive to component variations, especially high-Q poles Ladder filter design –Achieves zero sensitivity to component variations –Discrete CT LC filters with very high-Q poles are built with ladder structures over the years

29 Ladder Filter – 29 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Doubly terminated reactance two-port network Delivers the optimum power matching in the passband |V out |/Z i = 0 for all Ls and Cs low sensitivity Reactance two-port

30 State Space of Ladder Filter – 30 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Pick –V 1, -I 2, V 3 as the state variables for synthesis

31 Signal Flow Graph (SFG) – 31 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

32 CT OP-RC Ladder Filter – 32 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Three free state variables three op amps A.k.a the leapfrog ladder structure

33 Transmission Zeros – 33 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

34 Transmission Zeros – 34 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

35 Modified SFG with Derivatives – 35 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

36 OP-RC Ladder Filter w/ Derivatives – 36 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Derivative input paths implemented with capacitors

37 – 37 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Other Active Filters

38 Tow-Thomas Biquad – 38 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 [1] P. E. Fleischer and J. Tow, "Design formulas for biquad active filters using three operational amplifiers, Proceedings of the IEEE, vol. 61, pp , issue 5, Low sensitivity Non-interactive tuning property

39 Design Equations for Tow-Thomas – 39 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Note: C 1, C 2, k 1, k 2, R 8 are free parameters

40 Sallen-Key LPF – 40 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 OP-RC active filters are ideally insensitive to bottom-plate stray caps Sallen-Key is sensitive to bottom-plate parasitics at node A and B

41 Design Equations for SK LPF – 41 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

42 Sallen-Key BPF – 42 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Still sensitive to parasitic capacitance at node A and B

43 Design Equations for SK BPF – 43 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013

44 – 44 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 MOSFET-C Active Filter

45 MOSFET Resistor – 45 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 MOSFET in triode region is a variable resistor Compact, low parasitics compared to large-value resistors

46 MOSFET Resistor – 46 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 But the large-signal response is quite nonlinear

47 A Linear (Diff.) MOSFET Resistor – 47 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 MOSFET resistor is linear when driven by balanced differential signals!

48 Rudell VGA + Mixer – 48 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 [2] J. C. Rudell et al., A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications, IEEE Journal of Solid-State Circuits, vol. 32, pp , issue 12, M9-M15 comprise the CMFB circuit Gain adjustment by varying I Gain

49 MOSFET-C Integrator – 49 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Sources of M 1 and M 2 are ideally always equal-potential Fully differential circuit rejects the 2nd-order harmonic (and all even-order distortions) Triode resistance significantly depends on process (threshold, mobility, etc.), temperature, and V DD Filter response needs tuning =

50 – 50 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Frequency Tuning

51 Master-Slave Tuning – 51 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 M 1 -M 1 ' and C-C' are matched devices Master sets M 1 -C time constant to an off-chip reference thru f/b Slave integrator time constant follows that of the master Subject to device mismatch between the master and slave

52 R eq Matching – 52 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 [3] R. Geiger, P. Allen, and N. Dinh, Switched-resistor filters - A continuous time approach to monolithic MOS filter design, IEEE Transactions on Circuits and Systems, vol. 29, pp , issue 5, 1982.

53 R eq Matching – 53 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Charge from R is continuous but discrete from C r V C (t) should be sampled at the end of Ф2 and held before being applied to the MOSFET gate LPF can be used instead of ZOH, but error will be introduced

54 Phase Locking – 54 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 [4] K. R. Rao, et al., A novel follow the master filter, Proceedings of the IEEE, vol. 65, pp , issue 12, [5] R. Geiger, P. Allen, and N. Dinh, Switched-resistor filters - A continuous time approach to monolithic MOS filter design, IEEE Transactions on Circuits and Systems, vol. 29, pp , issue 5, 1982.

55 Phase Locking – 55 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Phase detector converts the phase difference b/t V 1 and V 2 into a pulse with bipolar average The trailing integrator keeps integrating when 0 holds

56 Phase Locking – 56 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 = 0 holds for Δφ = 90º, -90º, … In steady state, V 2 leads V 1 by 90º Negative f/b sets the pole freq. of the HPF formed by C & R to ω ref Δφ = 90º

57 CT Ladder Filter Tuning – 57 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall th -order Chebyshev-I all-pole continuous-time filter Integrators are realized by G m -C active structures

58 G m -C Active Integrator – 58 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Differential input with programmable gain constant G m /C

59 Frequency Locking – 59 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 [6] K.-S. Tan and P. R. Gray, "Fully integrated analog filters using bipolar-JFET technology," IEEE Journal of Solid-State Circuits, vol. SC13, pp , issue 6, 1978.

60 VCO – 60 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013


Download ppt "– 1 – Advanced Analog IC DesignProfessor Y. Chiu EECT 7326Fall 2013 Active Filters."

Similar presentations


Ads by Google