We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byPenelope Beaman
Modified over 2 years ago
© Sean Nicolson, BCTM 2006 Design and Scaling of SiGe BiCMOS VCOs Above 100GHz S. T. Nicolson 1, K.H.K Yau 1, K.A. Tang 1, P. Chevalier 2, A. Chantre 2 B. Sautreuil 2, and S. P. Voinigescu 1 1) Edward S. Rogers Sr. Dept. of Elec. & Comp. Eng., Univ. of Toronto 2) STMicroelectronics
© Sean Nicolson, BCTM 2006 Outline Motivation for W-band SiGe integrated circuits VCO design methodology for low phase noise in W-band Layout considerations Measurement results Conclusions and future work
© Sean Nicolson, BCTM 2006 Motivation for W-band SiGe ICs Typical applications: 77GHz auto radar, 94GHz weather radar, imaging –Central to these applications is the low phase noise VCO Process development: NF min, R n & Y sopt difficult to measure in W-band –Use VCO as a process monitor for the noise performance of SiGe technologies Explore VCO scaling/yield in SiGe
© Sean Nicolson, BCTM 2006 VCO Topology No cascode – lower phase noise, lower supply voltage Colpitts topology – maximize f osc relative to other topologies Augment C be with C ext – Reduces phase noise Add negative Miller capacitors – Increases f osc by cancelling C Differential tuning – reduces supply induced noise 24mA CMCM V CC LBLB C ext C var Q1Q1 V TUNE+ V TUNE- L EE R EE C EE LCLC V BB 2.5 V V TUNE RBRB r c i b E CB C ext
© Sean Nicolson, BCTM 2006 W-Band VCO Design Methodology Use smallest realizable L B with adequate Q Given f osc, maximize tuning range using large C ext Negative resistance Phase noise formula Phase noise trade-off when HBT pushed to limit –Minimize HBT noise bias at NF min current density –Maximize V tank and C ext bias at peak f T current density Max. R neg occurs at peak f T /f MAX bias
© Sean Nicolson, BCTM 2006 VCO Fabrication Fabricated in three technology splits: All VCO layouts and bias currents are identical – no redesign Directly compare VCOs fabricated in different processes Use the VCO to optimize HBT profile –Noise parameters from phase noise –f MAX from VCO output power BiC9 f T = 150GHz f MAX = 160GHz emitter 4×5 m×0.17 m BipX f T = 230GHz f MAX = 300GHz emitter 4×5 m×0.13 m BipX1 f T = 270GHz f MAX = 260GHz emitter 4×5 m×0.13 m
© Sean Nicolson, BCTM 2006 VCO Layout VCO core area: 100 m × 100 m Spiral inductors where necessary to reduce area Plenty of supply decoupling (MiM and metal-metal) 70 m 100 m
© Sean Nicolson, BCTM 2006 Technology Overview – f T /f MAX Scaling Peak f T /f MAX current density increases at each technology node –0.17 m SiGe J peakfT = 7mA/ m 2 where f T = 150GHz –0.13 m SiGe J peakfT = 14mA/ m 2 where f T = 230GHz (or 250GHz) Contrast with CMOS… –J pfT = 0.3mA/ m, J pfMAX = 0.2mA/ m, J NFmin = 0.15mA/ m for nm nodes
© Sean Nicolson, BCTM 2006 Measurement Results VCO performance comparison in 3 SiGe technologies Phase noise performance Temperature testing Wafer mapping
© Sean Nicolson, BCTM 2006 Performance Comparison Across Technology LC-oscillator frequency insensitive to technology f T /f MAX MOS varactors give less phase noise than HBT (C BC ) varactors Higher f MAX more output power, higher frequency BipX1 results in lowest phase noise BiCMOS9 MOS var. BiCMOS9 HBT var. BipX HBT var. BipX1 HBT var. Tech. f T /f MAX (GHz) 150/ /300250/260 Differential Pout (dBm) SSB 1MHz (dBc/Hz) Osc. Freq. (GHz)
© Sean Nicolson, BCTM 2006 Phase Noise Performance Oscillation frequency of 104GHz Phase noise of 1MHz offset Averaged Spectral Plot Phase Noise in W-Band SiGe VCOs **References provided in abstract** FMCW modulation
© Sean Nicolson, BCTM 2006 Biasing W-Band VCOs for Low Noise NF min current density scales with technology and f osc –Emitter widthJ NFmin (scales with J peakfT ) –FrequencyJ NFmin (gets closer to J peakfT ) –Noise correlation further increases J NFmin [K. Yau, SiRF, 2006] The B and C shot noise currents are correlated c i b C RBRB E B i nB i nC
© Sean Nicolson, BCTM 2006 phase noise J NFMIN increases with frequency output power CMCM V CC LBLB C ext C var Q1Q1 V TUNE+ V TUNE- L EE R EE C EE LCLC V BB 2.5 V Phase Noise Performance Across Bias What is the minimum phase noise current density in W-band VCOs? Measure output power and phase noise w.r.t current density (vary V BB ) Looks like phase noise is minimum at peak f T current density
© Sean Nicolson, BCTM ºC 70ºC 25ºC 50ºC 125ºC 70ºC 25ºC BiC9 MOS var. BiC9 HBT var. BipX W-Band Manufacturability Challenges Manufacturability specifications for automotive radar are stringent –Outdoors wide temperature variations –Must last for cars lifetime –Low cost per part requires high yield Is SiGe on the way to meeting such challenges?
© Sean Nicolson, BCTM 2006 Wafer Mapping – BiCMOS9 Wafer1234 Center freq. (GHz) Tuning range (GHz)4.6 Output power (dBm) DC power (mW) Wafer1234 Center freq. (GHz) Tuning range (GHz) Output power (dBm) DC power (mW) Tested 120 VCOs on 4 wafers Summary of BiC9 VCOs with MOS varactors (60 dice averaged) Summary of BiC9 VCOs with HBT varactors (60 dice averaged) 4 VCOs had significantly below average performance (outliers) 2 of the 4 outlier VCOs failed to oscillate entirely
© Sean Nicolson, BCTM 2006 Wafer Mapping – BipX VCO not present Die not tested < -98 dBc/Hz -95 – -98 dBc/Hz -92 – -95 dBc/Hz > -92 dBc/Hz Oscillation Frequency Phase Noise at 1MHz offset VCO not present Die not tested GHz GHz GHz GHz Wafer flat Location of VCO in reticule
© Sean Nicolson, BCTM 2006 Figures of Merit Comparison of our work to other state of the art W-Band VCOs References  Huang P. et al, ISSCC 2006  Kobayashi K. W. et al, JSSC 1999  Tang K. W. et al. CSICS 2006  Huang P. et al, ISSCC 2006
© Sean Nicolson, BCTM 2006 Conclusions Demonstrated a design methodology for low phase noise in W-Band VCOs –Biasing at J peakfT minimizes phase noise in W-band VCOs Performed a direct comparison of identical VCOs fabricated in different technologies –LC-oscillator frequency is insensitive to technology scaling –Higher f T technology yielded VCO with lower phase noise –Higher f MAX technology yielded VCO with improved output power Future work is required to fully support these conclusions –Noise figure measurements in the W-Band (correlate to Y-parameter method) –Verify J NFmin in the W-Band and support biasing near J peakfT for min. phase noise
© Sean Nicolson, BCTM 2006 Technology Overview – f T /f MAX Scaling Improvement in peak f T /f MAX has two contributions –Layout stripe contact, decreased emitter width 0.17 m to 0.13 –Vertical profile and processing doping, materials, epitaxy, etc. How much of the speed improvement is due to each contribution? –Measure the 0.13 m HBT layouts fabricated in the 0.17 m process
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
Chihou Lee, Terry Yao, Alain Mangan, Kenneth Yau, Miles Copeland*, Sorin Voinigescu University of Toronto - Edward S. Rogers, Sr. Dept. of Electrical &
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 77-79GHz Doppler Radar Transceiver in Silicon Sean T. Nicolson 1, Pascal Chevalier 2, Alain Chantre.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio Mehdi Khanpour +, Sorin Voinigescu +, M. T. Yang* + University of Toronto, *TSMC October.
University of Toronto (TH2B - 01) 65-GHz Doppler Sensor with On-Chip Antenna in 0.18µm SiGe BiCMOS Terry Yao, Lamia Tchoketch-Kebir, Olga Yuryevich, Michael.
Design and Frequency Scaling of CMOS VCOs Keith Tang Sorin P. Voinigescu June 9 th, 2006.
Low-Power, Low-Phase Noise SiGe HBT Static Frequency Divider Topologies up to 100 GHz Ekaterina Laskin, Sean T. Nicolson, Sorin P. Voinigescu University.
LC-Tank Colpitts Injection-Locked Frequency Divider With Record Locking Range S.-L. Jang, Senior Member, IEEE, S.-H. Huang, C.-F. Lee, and M.-H. Juang,
60-GHz PA and LNA in 90-nm RF-CMOS Terry Yao 1, Michael Gordon 1, Kenneth Yau 1, M.T. Yang 2 and Sorin P. Voinigescu 1 1 University of Toronto 2 TSMC (RMO2C.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology Shahriar Shahramian Sorin P. Voinigescu Anthony Chan Carusone Department of Electrical.
April 12-13, 2003 SSoCC 1 Design of an LC-VCO with One Octave Tuning Range Andreas Kämpe and Håkan Olsson Radio Electronics-LECS/IMIT Royal Institute of.
Low-Power Circuits for a 2.5-V, 10.7-to-86-Gb/s Serial Transmitter in 130-nm SiGe BiCMOS Tod Dickson University of Toronto June 9, 2005.
Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.
A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links Alexander Tomkins, Ricardo A. Aroca, Takuji Yamamoto*, Sean T. Nicolson, Yoshiyasu Doi* and.
6-k 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range H. Tran 1, F. Pera 2, D.S. McPherson 1, D. Viorel.
A 2-GHz Direct Sampling ΔΣ Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL T. Chalvatzis 1, T. O. Dickson 1,2 and S. P. Voinigescu 1 1 University.
Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.
A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Ischia, giugno 2006Riunione Annuale GE 2006 Università di Catania Facoltà di Ingegneria DIEES Catania - ITALY STMicroelectronics Catania site Low-Phase-Noise.
T. Chalvatzis, University of Toronto - ESSCIRC Outline Motivation Decision Circuit Design Measurement Results Summary.
A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.
Chart 1 A 204.8GHz Static Divide-by-8 Frequency Divider in 250nm InP HBT Zach Griffith, Miguel Urteaga, Richard Pierson, Petra Rowell, Mark Rodwell*, and.
A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.
B. BOUDJELIDA 2 nd SKADS Workshop October 2007 Large gate periphery InGaAs/InAlAs pHEMT: Measurement and Modelling for LNA fabrication B. Boudjelida,
MICS RFIC Group High efficiency Power amplifier design for mm-Wave 1 Seyed Yahya Mortazavi.
ADS Design Guide. Example (VCO) Low-noise amplifier TSMC 0.18 m CMOS process Frequency: 2.4 GHz 3 dB B.W.: > 500 MHz DC consumption: < 20 mW, 1.8.
A CMOS VCO with 2GHz tuning range for wideband applications Speaker ： Shih-Yi Huang.
BY MD YOUSUF IRFAN. GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power. This.
// RF Transceiver Design Condensed course for 3TU students Peter Baltus Eindhoven University of Technology Department of Electrical Engineering
A 20/30 Gbps CMOS Backplane Driver with Digital Pre-emphasis Paul Westergaard, Timothy Dickson, and Sorin Voinigescu University of Toronto Canada.
A 5 GHz Voltage Controlled Oscillator (VCO) with 360° variable phase outputs Presented by Tjaart Opperman ( Program: (MEng) Micro-Electronic.
A Dynamic GHz-Band Switching Technique for RF CMOS VCO K, Shibata. ; H, Sato. ; N, Ishihara. ; Silicon Monolithic Integrated Circuits in RF Systems, 2007.
Voltage Controlled Oscillators Prepared by : Yasmin Mohamed Salma fareed Maryam Magdy Supervised by : Dr.Mohamed Abdelghany 1.
1 Low Phase Noise Oscillators for MEMS inductors Sofia Vatti Christos Papavassiliou.
Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase,
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION.
Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Mei Kim Ding, and Richard B. Brown Study and Simulation of CMOS LC Oscillator Phase Noise.
Selectively implanted subcollector DHBTs Navin Parthasarathy, Z. Griffith, C. Kadow, U. Singisetti, and M.J.W. Rodwell Dept. of Electrical and Computer.
VCO Fundamentals John McNeill Worcester Polytechnic Institute
Theoretical Analysis of Low Phase Noise Design of CMOS VCO Yao-Huang Kao; Meng-Ting Hsu; Microwave and Wireless Components Letters, IEEE [see also IEEE.
High power (130 mW) 40 GHz 1.55 μm mode-locked DBR lasers with integrated optical amplifiers J. Akbar, L. Hou, M. Haji,, M. J. Strain, P. Stolarz, J. H.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
Presented By Dwarakaprasad Ramamoorthy An Optimized Integrated QVCO for Use in a Clock Generator for a New Globally Asynchronous, Locally Synchronous (GALS)
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
CSICS 2013 Monterey, California A DC-100 GHz Bandwidth and 20.5 dB Gain Limiting Amplifier in 0.25μm InP DHBT Technology Saeid Daneshgar, Prof. Mark Rodwell.
Slide 1 V. Paidi, Z. Griffith, Y. Wei, M. Dahlstrom, N. Parthasarathy, M. Seo, M. Urteaga, M. J. W. Rodwell, Department of Electrical and Computer Engineering,
VCO Design Z. Dilli, Mar VCO Design Adapted from Ryan J. Kier, Low Power PLL Building Blocks, Ph.D. Dissertation, U. of Utah, 2010.
© 2016 SlidePlayer.com Inc. All rights reserved.