Presentation is loading. Please wait.

Presentation is loading. Please wait.

A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,

Similar presentations


Presentation on theme: "A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,"— Presentation transcript:

1 A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE, and Angela Arapoyanni, Member, IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS page(s): , Dec : :

2 Outline Abstract Charge recycling concept in NORA logic Proposed charge recycling technique Case studies Conclusion

3 Abstract In this work, a design technique to reduce the energy consumption in no race (NORA) circuits is presented. The no race (NORA) circuits, which is based on the charge recycling concept to reduce dynamic energy dissipation. Calculations proved that energy savings higher than 20% can be achieved.

4 Charge recycling concept in NORA logic Fig. 1. NORA logic design technique. pre-charge phase VDD 0 CLK= hold evaluation phase 10 0

5

6 Fig. 2. Charge recycling concept in NORA circuits. SW ON when Cp=Cn max=0.25

7 Proposed charge recycling technique Fig.3 Proposed charge recycling switch. VpVn Vm

8 0.18um CMOS technology VDD=1.8V and Vtn=0.35V

9 switching activity factor :

10

11 Case studies 0.18-um CMOS technology

12 Fig. 6. (b) Stage of the decoder after the insertion of the recycle switch and the application of the modified clocks. CLK= CLKM= hold 1/2 VDD VDD 0 0

13

14

15 1.8% delay increase. energy-delay product reduction is 5.9%. silicon area cost is 5.7%.

16 Conclusion It is based on the charge recycling approach and uses a unidirectional charge transfer topology and a new clocking scheme to allow charge recycling. The proposed clocking scheme, the elimination of the short circuit current is achieved. The proposed technique is characterized by insignificant delay penalty so that considerable reductions in the energy-delay product can be achieved.


Download ppt "A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,"

Similar presentations


Ads by Google