Presentation is loading. Please wait.

Presentation is loading. Please wait.

ARM Based microcontrollers Asst. Prof. Dr. Alper ŞİŞMAN.

Similar presentations

Presentation on theme: "ARM Based microcontrollers Asst. Prof. Dr. Alper ŞİŞMAN."— Presentation transcript:

1 ARM Based microcontrollers Asst. Prof. Dr. Alper ŞİŞMAN

2 ARM Cortex Processors ARM Cortex-A family (v7-A): – Applications processors for full OS and 3 rd party applications ARM Cortex-R family (v7-R): – Embedded processors for real-time signal processing, control applications ARM Cortex-M family (v7-M): – Microcontroller-oriented processors for MCU and SoC applications

3 Relative Performance

4 STM32F40x HW Architecture The main system consists of 32-bit multilayer Advanced High-Speed bus (AHB) matrix that interconnects 8 master units to 7 slaves. The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even when several high- speed peripherals work simultaneously. There are 2 bus structure connected to the matrix: AHB and APB systems.


6 Advanced Microcontroller Bus Architecture (AMBA) System High Performance ARM processor High-bandwidth on-chip RAM High Bandwidth External Memory Interface DMA Bus Master APB Bridge KeypadUARTPIOTimer AHB APB High Performance Pipelined Burst Support Multiple Bus Masters Low Power Non-pipelined Simple Interface

7 I-Bus: Instruction bus of the ARM core. This bus is used by the core to fetch instructions. The target of this bus is a memory containing code. D-Bus: Databus of ARM core. This bus is used by the core for literal load and debug access. The target of this bus is a memory containing code or data. S-Bus: System bus. This bus is used to access data located in a peripheral or in SRAM. Instructions may also be fetch on this bus (less efficient than ICode). The targets of this bus are the internal SRAM1, SRAM2 and SRAM3, the AHB1 peripherals including the APB peripherals, the AHB2 peripherals and the external memories through the FSMC/FMC.

8 Direct Memory Access (DMA) A feature of modern computers that allows certain hardware subsystems within the computer to access system memory independently of the central processing unit (CPU). CPU only initiates the process and DMA controller sends an interrupt when operation is done. DMA Memory Bus: Direct memory access bus. It is used by the DMA to perform transfer to/from memories. The targets of this bus are data memories. DMA peripheral bus: This bus is used by the DMA to access AHB peripherals or to perform memory-to- memory transfers. The targets of this bus are the AHB and APB peripherals plus data memories.

9 Other DMA blocks Ethernet DMA BUS: This bus is used by the Ethernet DMA to load/store data to a memory. The targets of this bus are data memories. USB OTG HS DMA bus: This bus is used by the USB OTG DMA to load/store data to a memory. The targets of this bus are data memories.

10 Bridges AHB/APB Bridges: The two AHB/APB bridges, APB1 and APB2, provide full synchronous connections between the AHB and the two APB buses, allowing flexible selection of the peripheral frequency.

11 Memory Organization

12 See the memory map on page 60 of the doc. RM0090.

13 ARM MCU DATAPATH The Cortex M3 is based on a Harvard architecture, so there are separate instruction and data buses.

14 Datapath Register Bank Mul/Div Address Incrementer ALU B A I_HADDR Address Register Barrel Shifter Writeback ALU Read Data Register Write Data Register Instruction Decode I_HRDATA D_HWDATA D_HRDATA Address Incrementer D_HADDR Address Register INTADDR

15 Instructions come in along the AHB instruction read bus to the decode stage. I_HADDR is the Address bus on the instruction side bus. So there are separate read data and write data registers and a data address bus. All data processing is performed on registers, not directly on memory locations. So we can say something like ADD r0, r1, r1,LSL#1. R1 comes along both A and B buses,

16 Pipeline 3-stage fetch-decode-execute pipeline Each Flash memory read operation provides 128 bits from either four instructions of 32 bits

17 Adaptive real-time memory accelerator To release the processor full performance, the accelerator implements an instruction prefetch queue and branch cache. Prefetch on the I-Code bus can be used to read the next sequential instruction line from the Flash memory while the current instruction line is being requested by the CPU.


19 Reset & Clock Control There are three types of reset, defined as system Reset (RCC clock control & status register (RCC_CSR).), power Reset and backup domain Reset (RCC Backup domain control register (RCC_BDCR)). Clocks : The clock controller (RCC) provides a high degree of flexibility to the application and, guarantee the appropriate frequency for peripherals that need a specific clock like Ethernet, USB OTG FS and HS, I2S and SDIO. Each Hardware block has to be clocked before using The maximum frequency of the AHB domain is 168 MHz. The maximum allowed frequency of the high-speed APB2 domain is 84 MHz. The maximum allowed frequency of the low-speed APB1 domain is 42 MHz See all registers about RCC on page 211 of the doc. RM0090


21 Instruction Set (Brief inf.) Load/Store Data Operations MOVPC, Rm Bcc BL BLX Change of Flow

22 Data Processing Instructions Consist of : – Arithmetic: ADDADCSUBSBCRSBRSC – Logical: ANDORREORBIC – Comparisons: CMPCMNTSTTEQ – Data movement: MOVMVN These instructions only work on registers, NOT memory. Syntax: { }{S} Rd, Rn, Operand2 Comparisons set flags only - they do not specify Rd Data movement does not specify Rn Second operand is sent to the ALU via barrel shifter.

23 Using Barrel Shifter Register, optionally with shift operation – Shift value can be either be: 5 bit unsigned integer Specified in bottom byte of another register. – Used for multiplication by constant Immediate value – 8 bit number, with a range of Rotated right through even number of positions – Allows increased range of 32-bit constants to be loaded directly into registers Result Operand 1 Barrel Shifter Operand 2 ALU

24 Single Register Data Transfer LDRSTR Word LDRBSTRB Byte LDRHSTRH Halfword LDRSB Signed byte load LDRSH Signed halfword load Memory system must support all access sizes Syntax: – LDR { }{ } Rd, – STR { }{ } Rd, e.g. LDREQB

Download ppt "ARM Based microcontrollers Asst. Prof. Dr. Alper ŞİŞMAN."

Similar presentations

Ads by Google