We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byYadira Cowdery
Modified over 2 years ago
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany © All rights reserved An Implementation Study on Fault Tolerant LEON-3 Processor System Z. Stamenković
IHP Innovations for High Performance MicroelectronicsSlide 2© All rights reserved Outline Radiation and fault tolerance System description Implementation details Test results Under way
IHP Innovations for High Performance MicroelectronicsSlide 3© All rights reserved Reliability Issues in Radiation Environments Single-event upset (SEU) A change of state caused by a charged particle strike to a sensitive volume in a microelectronic device Alpha particles (helium-4 nuclei) emitted by radioactive atoms found in packaging materials Thermal neutrons in certain device materials that are heavily doped with 10 B High-energy terrestrial cosmic rays (play a major role) SEU-induced latch-up A failure mechanism of CMOS integrated circuits characterized by excessive current due to parasitic PNPN paths
IHP Innovations for High Performance MicroelectronicsSlide 4© All rights reserved Fault Tolerance of LEON-3 Processor SEU tolerance by design (Gaisler Research) Triple-module-redundancy (TMR) on all flip-flops Three copies of a flip-flop Two of three voting on output Register file error-correction (up to 4 errors per 32-bit word) Cache RAM error-correction (up to 4 errors per tag or 32-bit word) Autonomous and software transparent error handling No timing impact due to error detection or correction Fault-tolerant memory controller Provides an Error Detection And Correction Unit (EDAC) Corrects one and detects two errors Not immune to SEU-induced latch-up (in present IHP technology)
IHP Innovations for High Performance MicroelectronicsSlide 5© All rights reserved LEON-3 Processor System LEON_3FT Core 8 Reg. Windows LEON_3FT Core 8 Reg. Windows FT Memory Controller FT Memory Controller 8 x GPIO GPIOEJTAG 2 kByte I- Cache 2 kByte I- Cache 2 kByte D- Cache 2 kByte D- Cache AHB APB 1 x 24bit Timer UART 0 EDAC SRAM FLASH Serial 0 Serial 1 UART 1 Bridge Scan Test FT Add-on Scan-I/F
IHP Innovations for High Performance MicroelectronicsSlide 6© All rights reserved Installation of the release Adaptation of the configuration tool (to include IHPs library) Implementation of data and instruction caches Logic synthesis of the design Implementation of scan chain Generation of the chip layout Simulation (functional, post-synthesis and post-layout net-list) Scan test vectors generation (ATPG) Scan test simulation Adaptation of testbenches EVCD test vectors generation Test specification Documentation Implementation Details
IHP Innovations for High Performance MicroelectronicsSlide 7© All rights reserved Chip Features
IHP Innovations for High Performance MicroelectronicsSlide 8© All rights reserved Test System (Gaisler Research) Target hardware consists of a small mezzanine with Fault Tolerant LEON-3 device mounted on a development board (Pender Electronic Design) Board communicates with a host system (a laptop PC) over one of the on-chip UARTs
IHP Innovations for High Performance MicroelectronicsSlide 9© All rights reserved Test Execution (Gaisler Research) Heavy-ion-error injection Chamber with the vacuum of mbar Californium (Cf-252) source Flux of 25 particles/s/cm 2 at the device surface for 3 hours Paranoia program makes a large number of calculations and registers any computational error or anomaly On-chip monitoring logic reported 281 effective SEU errors, of which 99% were corrected Cross-section for a memory RAM bit was measured to 7.2x10 -8 cm 2
IHP Innovations for High Performance MicroelectronicsSlide 10© All rights reserved Under Way Protection against SEU-induced latch-up
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Csaba Soos PH-ESE-BE. Introduction Radiation environment (LHC), definitions SEE in FPGA devices Impact on device resources SEU testing Mitigation.
International Graduate School Cottbus / IHP microelectronics Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt.
1 Esame di Dottorato in Fisica - Bologna, 26 Maggio 2006L.Guiducci - INFN Bologna Design and Test of the Off-Detector Electronics for the CMS Barrel Muon.
R2E Workshop, June SEU Tolerance in the ELMB Henk Boterenbrood software engineer.
DESIGN FOR SEMICONDUCTOR RELIABILITY George Denes, Dipl.Eng. Senior Semiconductor Reliability Consultant.
Chapter 1 Programmable Logic Controller (PLC) Overview.
Chapter 2 Operating System Overview Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and Design Principles,
Cortex-M3 Implementation Overview. Chapter 6 in the reference book.
Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,
XILINX CONFIDENTIAL. Dr. Giulio Corradi (Senior System Architect ISM – Xilinx GmbH – Xilinx Inc.) Mrs. Sylvia Waldhausen (Project Leader TÜV SÜD Rail GmbH)
McGraw-Hill/Irwin ©2008 The McGraw-Hill Companies, All Rights Reserved CHAPTER 5 IT ARCHITECTURES.
Fakultät für informatik informatik 12 technische universität dortmund Evaluation and Validation Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics:
Motherboards Basic PC Maintenance, Upgrade and Repair Mods 1 & 2.
Computer Maintenance Unit Subtitle: Motherboards Copyright © Texas Education Agency, All rights reserved.1.
Copyright 2011 John Wiley & Sons, Inc Business Data Communications and Networking 11th Edition Jerry Fitzgerald and Alan Dennis John Wiley & Sons,
Baloch 1MAPLD 2005/1024-L Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan 1,2.
Giuseppe De Robertis - INFN Sez. di Bari 1 SEU – SET test structures.
COMPUTER BASICS Module Review. After completing the Computer Basics Terms Worksheet, use this presentation to review any concepts you had questions on.
Clustering Technology In Windows NT Server, Enterprise Edition Jim Gray Microsoft Research research.Microsoft.com/~gray.
Towards a demonstrator for autonomous object detection on board Gaia From stars to silicon... and back Shan Mignot.
GENERIC CONTROL OF ELECTRICAL ENVIRONMENT THROUGH A WEBPAGE - IT Acumens. COMIT Acumens. COM.
Legal Entity/Division - Date Multicore For Avionics Certification Issue 2013 – 03 – 22.
PCI Bus CENG Spring Dr. Yuriy ALYEKSYEYENKOV 2 The PCI (Peripheral Component Interconnect) bus was developed as a low-cost, processor-independent.
What is an Operating System? A program that acts as an intermediary between a user of a computer and the computer hardware. Operating system goals: Execute.
How to Use The 3 AXI Configurations Xilinx Training.
DIPAC 2005, B.Dehning 1 Beam loss monitor system for machine protection B. Dehning CERN AB/BDI.
+ William Stallings Computer Organization and Architecture 9 th Edition.
MLAN Maguire Local Area Network Version 2.0, May 1998.
- 1 - Universität Dortmund Alma Mater Studiorum Facoltà di Ingegneria, Bologna Marco Benocci, PhD – Microcontroller Interfaces – MPHS 2010/2011 Microcontrollers.
© 2016 SlidePlayer.com Inc. All rights reserved.