Presentation is loading. Please wait.

Presentation is loading. Please wait.

CHAPTER 2 Forward Biased, DC Analysis AC Analysis Reverse Biased

Similar presentations


Presentation on theme: "CHAPTER 2 Forward Biased, DC Analysis AC Analysis Reverse Biased"— Presentation transcript:

1 CHAPTER 2 Forward Biased, DC Analysis AC Analysis Reverse Biased
Model 1 V = 0 Model 2 V Model 3 V and rf Load Line  ID vs VD At 300K VT = V Forward Biased, DC Analysis AC Analysis Thermal equilibrium, depletion region Must perform DC Analysis first to get DC diode current, ID Reverse Biased PN junction Calculate rd = VT / ID photodiode Other types of diode Solar cells LED Zener Diode CHAPTER 2 Schottky Barrier Diode

2 CHAPTER 3 Multiple Diode Circuit Range of power supply
Voltage Regulator The load resistor sees a constant voltage regardless of the current Zener Diode CHAPTER 3

3 Bipolar Junction Transistor
Formulas Derive input load line, IB versus VBE KVL at BE Loop Derive output load line, IC versus VCE DC Analysis KVL at CE Loop npn pnp Bipolar Junction Transistor Cutoff What happened to each junctions? Mode of operation Active CHAPTER 4 Saturation

4 Bipolar Junction Transistor (Biasing)
Collector to Base Feedback Resistor Voltage Divider Biasing Circuit Fixed Bias Biasing Circuit Bipolar Junction Transistor (Biasing) CHAPTER 4 - CONTINUE DC Analysis Voltage transfer characteristic, VO versus VI

5 Bipolar Junction Transistor (AC Analysis )
Because of the bypass capacitor, emitter becomes grounded  Perform DC Analysis first to obtain DC collector current, IC Small Signal Parameters With Resistor at the Emitter terminal Bipolar Junction Transistor (AC Analysis ) Common Emitter Bypass capacitor, CE Emitter terminal grounded CHAPTER 5

6 Bipolar Junction Transistor (AC Analysis )
Rearrange Common Collector Output resistance Bipolar Junction Transistor (AC Analysis ) Or use the test voltage method CHAPTER 5-CONTINUE

7 Field Effect Transistor
Formulas Assume in saturation: calculate ID KVL at GS Loop KVL at DS Loop to find value of VDS Derive output load line, ID versus DS Confirm your assumption DC Analysis Calculate VDS sat or VSD sat NMOS PMOS Differences between MOSFET and BJT Field Effect Transistor VGS < VTN or VSG < |VTP| Cutoff Mode of operation VGS > VTN or VSG >|VTP| with small VDS or VSD Non saturation CHAPTER 6 Saturation VGS > VTN or VSG >|VTP| with large VDS or VSD

8 Field Effect Transistor (AC Analysis )
Because of the bypass capacitor, source becomes grounded  Perform DC Analysis first to obtain DC drain current, ID Small Signal Parameters With Resistor at the Source terminal Field Effect Transistor (AC Analysis ) Common Source Bypass capacitor, CS Source terminal grounded CHAPTER 7

9 Field Effect Transistor (AC Analysis )
Rearrange Common Drain Output resistance Field Effect Transistor (AC Analysis ) Or use the test voltage method CHAPTER 7-CONTINUE

10 IDQ

11 Answering the questions
There are 5 questions. Answer all. Organize your thoughts. When it is organized, so will your workflow. Messy work will make the lecturers feel annoyed as they have to look for your answers – bear in mind that lecturer handling one section = students – each paper has 5 questions TOTAL – 250 to 300 questions to mark Don’t leave a question blank – just write down anything you know that might be related Study smart, pray and tawakal.


Download ppt "CHAPTER 2 Forward Biased, DC Analysis AC Analysis Reverse Biased"

Similar presentations


Ads by Google