1. Analog Integrated Circuits Number : 200800761 Name: Jo-Yongmin

2. Contents 1.LDO - Introduce - Block Diagram - Simulation - Performance Comparison - Layout - Reference

3. Introduce A low-dropout or LDO regulator is a DC linear voltage regulator which can operate with a very small input– output differential voltage. The advantages of a low dropout voltage include a lower minimum operating voltage, higher efficiency operation and lower heat dissipation. What is the LDO? LDO Vout Vin Vout Vin V

4. LDO Block Diagram The main components are a power FET and a differential amplifier (error amplifier). One input of the differential amplifier monitors the fraction of the output determined by the resistor ratio of R1 and R2. The second input to the differential amplifier is from a stable voltage reference (bandgap reference). If the output voltage rises too high relative to the reference voltage, the drive to the power FET changes to maintain a constant output voltage. R1 R2

5. LDO circuit

6. LDO simulation - Drop-out & Vout 85.81 mV 1.81 V Drop-out85.81 mV Vout1.81 V

7. 8.96 mA 202 Ω 8.96mA Rout202Ω

8. LDO simulation - Line regulation Line regulation @ 2~3V mV/V1.76 %0.176

9. LDO simulation - load regulation Load regulation @ 0~5mA mV/mA0.216 %0.0595

10. LDO simulation - Gain, PM Gain95.12 dB PM68.14˚ 68.14 95.12 dB

11. LDO simulation - Current Consumption

12. LDO simulation - Power Efficient 95.22 % @ 222~250Ω 7.24~8.04mA 1.81 Maximum Power Efficient 95.22% @ 222~250Ω

13. LDO Performance Comparison Spec. [1][2][3][4] This work Vout 2.24V1.6V2V1.75V 1.81V Iomax -10mA300mA Drop-out 250mV200mV120mV200mV 85.81mV Line regulation 0.8% @2.5~5V 2mV/V @1.8~2.8V 1.7mV/V @2.5~5.5V 9mV/V @2.5~4.5V 1.76mV/V,0.176% @2~3V load regulation 0.18% @10~170mA 2.5mV/mA @1~10mA 6uV/mA @0~300mA 30uV/mA @0~300mA 0.216mV/mA,0.0595% @0~5mA Gain -73~77dB-68.2dB 95.12dB PM --89 68.14 Current Consumption -20mA130uA- 3.76uA Current Efficient ---99.8% Maximum Power Efficient ----

14. LDO Layout R1=1.155MΩ R2=840KΩ Error AMP Pass Tr 260um 140um

15. Reference [1] 권보민, 정진우, 김지만, 박용수, 송한정 “ 저전력 용량성 센서 인터 페이스를 위한 저잡음 CMOS LDO 레귤레이터 설계 ” [KISTI 연계 ] 센 서학회지 19(1), 25-30, 2010 [2] 심상미, 박준규, 강현철, 유종근 “ 고성능 CMOS LDO 레귤레이터 설계 ” 대한전기학회, 대한전기학회 학술대회 논문집, 2007.10, 187- 188 (2 pages) [3] Jungsu Choi, Jungeui Park, Wooju Jeong, Junsang Lee, Seok Lee, Jayang Yoon, Jaehoon Kim, Joongho Choi “Design of LDO Linear Regulator with Ultra Low-Output Impedance Buffer” 대한전자 공학회, 대한전자공학회 ISOCC, 2009.11, 420-423 (4 pages) [4] 최정수, 장기창, 최중호 “ 효율적 버퍼 주파수 보상을 통한 LDO 선 형 레귤레이터 ” 대한전자공학회, 전자공학회논문지 -SD 48(11), 2011.11, 34-40 (7 pages)

16. Thank You