Presentation is loading. Please wait.

Presentation is loading. Please wait.

ALICE trigger control technologies run2 vs run3 layout IPbus introduction 1 Anton Jusko 27/01/20166CTP/LTU review.

Published byMartina Bell Modified over 8 years ago

Similar presentations

Presentation on theme: "ALICE trigger control technologies run2 vs run3 layout IPbus introduction 1 Anton Jusko 27/01/20166CTP/LTU review."— Presentation transcript:

1 ALICE trigger control technologies run2 vs run3 layout IPbus introduction 1 Anton Jusko 27/01/20166CTP/LTU review

2 Connections RUN1: VME RUN2: VME, USB RUN3: VME (TTCmi crate), USB (PM/SPI), IPbus USB: PM/SPI bus on new board s Lab: connected to Wxx PC with USB cable P2: Anywhere USB-Ethernet-USB adapter allowing longer distance VME, replaced by IPbus in run3: Board’s FPGA programming (not clear yet, if IPbus can be used) Boards control Counters reading SSM reading possibly CTP readout using IPbus in run3 2

3 Run2 layout NFS/BOOTP server serving VME CPUs NFS/BOOTP server serving VME CPUs Application server (SMAQ, IR processing) Application server (SMAQ, IR processing) Diskless VME CPU CTPCTP CTPCTP LTULTU LTULTU RF2TTCRF2TTC RF2TTCRF2TTC LTULTU LTULTU 9 VME CPUs controlling 9 VME crates VME bus 3 Alice experimental network cavern

4 Run3 layout NFS/BOOTP server serving VME CPU IPbus Controlhub NFS/BOOTP server serving VME CPU IPbus Controlhub Application server Diskless VME CPU CTPCTP CTPCTP LTULTU LTULTU RF2TTCRF2TTC RF2TTCRF2TTC LTULTU LTULTU Alice experimental network 1 VME CPU VME bus 4 1Gb switch 1Gb private Ethernet, for IPbus cavern

5 IPbus Based on UDP protocol over 1Gb Ethernet Reliable TCP connection when used with Control hub –part of IPbus software Data word: 32bits Typical latency: 250 – 450 usecs Typical throughput: 50 – 500 Mb/s, depends on the length of data block Software API: Available for C++ and python Allows single atomic operations: Read, Write Read+Modify bits: (X= (X&A) | B Read+Modify sum: X= X+A Block R/W operations Future plans: Streaming DAQ port (aka DDL in run2) 10Gb ethernet http://dx.doi.org/10.1088/1748-0221/10/02/C02019 (2014 TWEPP paper) https://svnweb.cern.ch/trac/cactus/wiki 5

6 IPbus example address_table.xml: describing firmware connection_file.xml: specifies particular IPbus endpoint <connection id="board.1" uri="chtcp-2.0://localhost:10203?Control hub target=137.138.201.240:50001" IPbus endpoint address_table="file://address_table.xml "/> 6

7 C++ #include "uhal/uhal.hpp" #include "uhal/tests/tools.hpp" //open connection ConnectionManager manager ( "file://../connection_file.xml" ); HwInterface hw=manager.getDevice ( "board.1" ); // Request for block and simple register read ValWord reg; ValVector ram(1000); ram= hw.getNode( "ram" ).readBlock(1000); reg= hw.getNode( "reg" ).read(); // data transfer starts/finishes with following line hw.dispatch(); cout << "reg:" << reg.value() << " ram[0]:" << ram.at(0) << std::endl; 7

8 Summary Latency: VME (~1us) much faster, but is not an issue for CTP/LTU control Throughput SSM (=4MB) read: VME using word access 28Mb/s, IPBUS: ~ 500Mb/s is meaningful IPbus used for CTP readout: possible, with rates given in an example below, using 4kB data blocks (50Mb/s IPbus data rate ) IRs stream: 64bits/interaction, as used in run2/DDL2, IR rate 500kHz corresponds to 32Mb/s IPbus data rate Trigger messages: 144 bits/message, 100 kHz event rate corresponds to 14.4 Mb/s in IPbus data rate 8

Download ppt "ALICE trigger control technologies run2 vs run3 layout IPbus introduction 1 Anton Jusko 27/01/20166CTP/LTU review."

Similar presentations

Review of Topology and Access Techniques / Switching Concepts BSAD 141 Dave Novak Sources: Network+ Guide to Networks, Dean 2013.

Review of Topology and Access Techniques / Switching Concepts BSAD 141 Dave Novak Sources: Network+ Guide to Networks, Dean 2013.
Status of the CTP O.Villalobos Baillie University of Birmingham April 23rd 2009.

Status of the CTP O.Villalobos Baillie University of Birmingham April 23rd 2009.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.

1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
09/06/11 CMS Trigger and Readout Upgrades: The IPbus Protocol & The IPbus Suite TIPP 2011 Robert Frazier Greg Iles, Dave Newbold, Andrew Rose Robert Frazier.

09/06/11 CMS Trigger and Readout Upgrades: The IPbus Protocol & The IPbus Suite TIPP 2011 Robert Frazier Greg Iles, Dave Newbold, Andrew Rose Robert Frazier.
Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.

Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
1 CTP DCS luminosity monitoring A. Jusko, R. Lietava, J. Urban.

1 CTP DCS luminosity monitoring A. Jusko, R. Lietava, J. Urban.
UNIVERSITY OF BERGEN DEPARTMENT OF PHYSICS 1 UiB DR 2003 High Level API for the TPC-FEE control and configuration.

UNIVERSITY OF BERGEN DEPARTMENT OF PHYSICS 1 UiB DR 2003 High Level API for the TPC-FEE control and configuration.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.

Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
Chapter 15 Networks. Chapter Goals Types of networks Topologies Open Systems Home Internet connections 15-2.

Chapter 15 Networks. Chapter Goals Types of networks Topologies Open Systems Home Internet connections 15-2.
Hall D Trigger and Data Rates Elliott Wolin Hall D Electronics Review Jefferson Lab 23-Jul-2003.

Hall D Trigger and Data Rates Elliott Wolin Hall D Electronics Review Jefferson Lab 23-Jul-2003.
1 Introduction to Networking Dr. Mahdi Nasereddin PPU.

1 Introduction to Networking Dr. Mahdi Nasereddin PPU.
ACM 511 Chapter 2. Communication Communicating the Messages The best approach is to divide the data into smaller, more manageable pieces to send over.

ACM 511 Chapter 2. Communication Communicating the Messages The best approach is to divide the data into smaller, more manageable pieces to send over.
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.

Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.

Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Boosting Event Building Performance Using Infiniband FDR for CMS Upgrade Andrew Forrest – CERN (PH/CMD) Technology and Instrumentation in Particle Physics.

Boosting Event Building Performance Using Infiniband FDR for CMS Upgrade Andrew Forrest – CERN (PH/CMD) Technology and Instrumentation in Particle Physics.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
“ PC  PC Latency measurements” G.Lamanna, R.Fantechi & J.Kroon (CERN) TDAQ WG – 8.9.2011.

“ PC  PC Latency measurements” G.Lamanna, R.Fantechi & J.Kroon (CERN) TDAQ WG –
15-1 Networking Computer network A collection of computing devices that are connected in various ways in order to communicate and share resources.

15-1 Networking Computer network A collection of computing devices that are connected in various ways in order to communicate and share resources.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.

LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.

Similar presentations

Ads by Google