Contents Even and odd memory banks of 8086 Minimum mode operation

Slides:



Advertisements
Similar presentations
Intel (32 bit microprocessor) In addition to the previous features, it has an additional feature, the built-in math coprocessor It is same as
Advertisements

Gursharan Singh Tatla PIN DIAGRAM OF 8086 Gursharan Singh Tatla Gursharan Singh Tatla
Chapter 2 (cont.) An Introduction to the 80x86 Microprocessor Family Objectives: The different addressing modes and instruction types available The usefulness.
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Parul Polytechnic Institute
8088/86 Microprocessors and Supporting Chips
EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
ECE 2211 Microprocessor and Interfacing Chapter 8 The 8088/8086 Microprocessors and their memory and I/O interfaces Br. Athaur Rahman Bin Najeeb Room.
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
Microprocessor and Microcontroller
PROCESSOR FAMILIES By Prabhanshu Tripathi Ankit Gupta.
1 Microprocessor-based Systems Course 4 - Microprocessors.
Processor history / DX/SX SX/DX Pentium 1997 Pentium MMX
80486 Processor math co-processor is the first processor to have built-in math coprocessor. This being integrated on the chip allows it to execute.
Vacuum tubes Transistor 1948 ICs 1960s Microprocessors 1970s.
Processor Technology and Architecture
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
Designing the 8086/8088 Microcomputer System
4-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Hardware Detail of Intel.
Design of Microprocessor-Based Systems Hardware Detail of Intel 8088 Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology.
CHAPTER 8: CPU and Memory Design, Enhancement, and Implementation
Computer Organization and Assembly language
Gursharan Singh Tatla Block Diagram of Intel 8086 Gursharan Singh Tatla 19-Apr-17.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
INTEL 8086 Software & Hardware Architecture
Lect 13-1 Lect 13: and Pentium. Lect Microprocessor Family  Microprocessor  Introduced in 1989  High Integration  On-chip 8K.
INPUT-OUTPUT ORGANIZATION
Microcomputer & Interfacing Lecture 2
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
Memory interface Memory is a device to store data
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Operating Systems Overview: Using Hardware.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
CHAPTER 8: CPU and Memory Design, Enhancement, and Implementation
به نام یکتای هستی بخش درس ریزپردازنده یک گروه دکتر ثنایی جلسه اول.
Address Decoding Memory/IO.
Wait states Wait states can be inserted into a bus cycle
Fig 8-4 p-341. S 5 =IF flag (interrupt Enable). S 6 =0 always.
MICROPROCESSORS AND APPLICATIONS
1 Structure of Computer Systems Course 7 – examples of CPU implementations - Microprocessors.
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
Intel Pentium II Processor Brent Perry Pat Reagan Brian Davis Umesh Vemuri.
Fall 2012 Chapter 2: x86 Processor Architecture. Irvine, Kip R. Assembly Language for x86 Processors 6/e, Chapter Overview General Concepts IA-32.
History of Microprocessor MPIntroductionData BusAddress Bus
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Introduction First 32 bit Processor in Intel Architecture. Full 32 bit processor family Sixth member of 8086 Family SX.
Microprocessor Microprocessor (cont..) It is a 16 bit μp has a 20 bit address bus can access upto 220 memory locations ( 1 MB). It can support.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
The Intel 86 Family of Processors
HyperThreading ● Improves processor performance under certain workloads by providing useful work for execution units that would otherwise be idle ● Duplicates.
AMD K-6 Processor Evaluation. Registers AMD-K6 Registers General purpose registers Segment registers Floating point registers MMX registers EFLAGS register.
Block diagram of 8086.
8086 and families Features of Bit Microprocessor : is a 16bit processor. It’s ALU, internal registers works with 16bit binary word.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
Multiplex of Data and Address Lines in 8088 Address lines A0-A7 and Data lines D0-D7 are multiplexed in These lines are labelled as AD0-AD7. –By.
The Pentium Series CS 585: Computer Architecture Summer 2002 Tim Barto.
Intel 8086 MICROPROCESSOR ARCHITECTURE
CPU (Central Processing Unit). The CPU is the brain of the computer. Sometimes referred to simply as the processor or central processor, the CPU is where.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
Presentation transcript:

Contents Even and odd memory banks of 8086 Minimum mode operation
Maximum mode operation Intel Pentium features Pentium pro features Pentium MMX features Concept of Hyper threading Core 2 duo processor

Even and odd memory banks of 8086
Logically, memory is implemented as a single 1M × 8 memory chunk. The byte-wide storage locations are assigned consecutive addresses over the range from through FFFFF. Physically, memory is implemented as two independent 512Kbyte banks: the low (even) bank and the high (odd) bank. Data bytes associated with an even address (00000, 00002, etc.) reside in the low bank, and those with odd addresses (00001, 00003, etc.) reside in the high bank.

Even and odd memory banks of 8086
Address bits A1 through A19 select the storage location that is to be accessed. They are applied to both banks in parallel. A0 and bank high enable (BHE) are used as bank-select signals. Each of the memory banks provides half of the 8086's 16-bit data bus. The lower bank transfers bytes of data over data lines D0 through D7, while data transfers for a high bank use D8 through D15.

Even and odd memory banks of 8086

Even and odd memory banks of 8086
The 8086 microprocessor accesses memory as follows: To access an even-addressed storage location, A0 is set to logic 0 to enable the low bank of memory and BHE to logic 1 to disable the high bank. Data are transferred to or from the lower bank over data bus lines D0 through D7.

Even and odd memory banks of 8086
To access an odd addressed storage location such as X + 1. A0 is set to logic 1 and BHE to logic 0. This enables the high bank of memory and disables the low bank. Data are transferred over bus lines D8 through D15. D8 represents the LSB.

Minimum mode operation
It is obtained by connecting the mode selection pin MN/MX to +5.0V(Giving logic high level) The minimum mode allows the 8085A, 8 bit peripherals to be used with the 8086/8088 without any special considerations

Minimum mode operation
Minimum mode unique signals

8086 Minimum-mode block diagram

BASIC 8086 MINIMUM MODE SYSTEM
MN/MXM/IO INTA RD WR DT/R DEN ALE AD0-AD15 A16-A19 CLK READYRESET 8284A CLOCKGENE-RATOR 8282 LATCH ADDR WAIT STATE GENERATOR 8286 TRAN- CEIVER ADDR/DATA DATA RAM 2142 PERI- PHERAL 2716 PROM

T1 T2 T3 TW T4 CLK M/IO ALE ADDR/ DATA ADDR/ STATUS RD/INTA READY DT/R
MEMORY ACCESS TIME ADDR/ DATA RESERVED FOR DATA VALID D15-D0 A15-A0 ADDR/ STATUS A19-A16 RD/INTA READY DT/R DEN

T1 T2 T3 TW T4 CLK M/IO ALE ADDR/ DATA ADDR/ STATUS WR READY DT/R DEN
DATA OUT (D15-D0) ADDR/ STATUS A19-A16 WR READY DT/R DEN

Minimum Mode Interface
• Address/Data bus: 20 bits vs 8 bits multiplexed • Status signals: A16-A19 multiplexed with status signals S3-S6 respectively – S3 and S4 together form a 2 bit binary code that identifies which of the internal segment registers was used to generate the physical address that was output on the address bus during the current bus cycle. – S5 is the logic level of the internal interrupt enable flag, s6 is always logic 0.

Minimum Mode Interface
S4 S Address status Alternate(relative to ES segment) Stack (relative to SS Segment) Code/None (relative to CS segment or a default zero) Data (relative to DS segment)

Maximum mode unique signals

Maximum-mode interface circuit diagram (8086)

Maximum Mode 8086 System

Maximum Mode Interface
For multiprocessor environment 8288 Bus Controller is used for bus control WR¯,IO/M¯,DT/R¯,DEN¯,ALE, INTA¯ signals are not available Instead: – MRDC¯ (memory read command) – MWRT¯ (memory write command) – AMWC¯ (advanced memory write command) – IORC¯ (I/O read command) – IOWC¯ (I/O write command) – AIOWC¯ (Advanced I/O write command) – INTA¯ (interrupt acknowledge)

Status Bits They indicate the function of the current bus cycle. They are normally decoded by the 8288 bus controller

Maximum Mode Signal Description
DEN, DT/R¯ and ALE signals are the same as minimum-mode systems LOCK¯: when =0, prevents other processors from using the bus QS0 and QS1 (queue status signals) : informs about the status of the queue RQ¯/GT ¯0 and RQ¯/GT ¯1 are used instead of HOLD and HLDA lines in a multiprocessor environment as request/grant lines.

Memory Read timing in Maximum Mode
Here MRDC signal is used instead of RD as in case of Maximum Mode S0 to S2 are active and are used to generate control signal.

Memory Write timing in Maximum Mode

Intel Pentium Features
64 bit data bus Instruction cache Data cache Two parallel execution units Floating point unit Branch prediction logic Data integrity and error detection Dual integer processor Functional redundancy check Superscalar architecture

Intel Pentium Pro features
Superpipelining: The Pentium Pro dramatically increases the number of execution steps, to 14, from the Pentium's 5. Integrated Level 2 Cache: The Pentium Pro features a dramatically higher-performance secondary cache compared to all earlier processors. Instead of using motherboard-based cache running at the speed of the memory bus, it uses an integrated level 2 cache with its own bus, running at full processor speed, typically three times the speed that the cache runs at on the Pentium. The Pentium Pro's cache is also non-blocking, which allows the processor to continue without waiting on a cache miss. 32-Bit Optimization: The Pentium Pro is optimized for running 32-bit code (which most modern operating systems and applications use) and so gives a greater performance improvement over the Pentium when using the latest software.

Intel Pentium Pro features
Wider Address Bus: The address bus on the Pentium Pro is widened to 36 bits, giving it a maximum addressability of 64 GB of memory. Greater Multiprocessing: Quad processor configurations are supported with the Pentium Pro compared to only dual with the Pentium. Out of Order Completion: Instructions flowing down the execution pipelines can complete out of order. Superior Branch Prediction Unit: The branch target buffer is double the size of the Pentium's and its accuracy is increased. Register Renaming: This feature improves parallel performance of the pipelines. Speculative Execution: The Pro uses speculative execution to reduce pipeline stall time in its RISC core.

Intel Pentium MMX (MultiMedia eXtension) features
Doubled Primary Cache: The Pentium with MMX has 16 KB for each of the level 1 data and instruction caches, as opposed to 8 KB each for the regular Pentium. Improved Cache Mapping: The primary cache is now 4-way set associative instead of 2-way. Deepening of Internal Pipelines: Both of the internal integer executions units are increased from 5 to 6 stages. Better Use of Internal Pipelines: More types of instructions can be run in parallel down the two execution pipes than on the older Pentium, so more use is made of the second pipe. Improved Branch Prediction Unit: The branch prediction unit's accuracy is enhanced over the classic Pentium. Improved Instruction Decoder: The instruction decoder is more efficient than the Pentium's.

Concept of hyper threading
Hyper-threading works by duplicating certain sections of the processor—those that store the architectural state—but not duplicating the main execution resources. This allows a hyper-threading processor to appear as two "logical" processors to the host operating system, allowing the operating system to schedule two threads or processes simultaneously. When execution resources would not be used by the current task in a processor without hyper-threading, and especially when the processor is stalled, a hyper-threading equipped processor can use those execution resources to execute another scheduled task.

Concept of hyper threading
The processor may stall due to a cache miss, branch misprediction, or data dependency. This technology is transparent to operating systems and programs. The minimum that is required to take advantage of hyper-threading is symmetric multiprocessing (SMP) support in the operating system, as the logical processors appear as standard separate processors. It is possible to optimize operating system behavior on multi-processor hyper-threading capable systems.

Concept of hyper threading
The advantages of hyper-threading are listed as: - improved support for multi-threaded code - allowing multiple threads to run simultaneously - improved reaction and response time.

Core 2 duo processor Core 2 is dual core architecture. That means there are two independent CPU cores on the same die. The first Intel dual core CPU was the Pentium D introduced in spring of 2005. Each core on the Core 2 has independent L1 caches. Early dual-core CPUs had independent L2 caches as well. Core 2 has a unified L2 cache of either 2MB or 4MB. That means when data is required on both cores only one set of data need be passed instead of two on two separate L2 caches. Core 2 supports all current instruction sets, including the x86 instruction set, the Multimedia eXtensions introduced with the Pentium MMX CPU

Core 2 duo processor architecture